Abstract-A current amplifier is used to realize a voltage amplifier having an improved high frequency response and slew rate capability. It is shown that the closed loop bandwidth is independent of the closed loop voltage gain. The design and application of a unity gain and a high gain current amplifier to voltage signal processing circuits are given. The results demonstrate an efficient use of the inherent frequency response capabilities of the active devices in the circuit to achieve the amplification of high frequency and large amplitude voItage signals.
INTRODUCTION

I
T has become customary in electrical engineering to think of signal processing in terms of voltage variables rather than current variables. This tendency has resulted in voltage signal processing circuits such as voltage amplifiers, voltage integrators, filters which realize a voltage transfer function, etc. Most analog signal processing is accomplished through the use of feedback around a high gain voltage amplifier to achieve a well defined voltage transfer function which is independent of the active devices. The high gain voltage amplifier may consist of discrete components or maybe an integrated circuit such as an operational amplifier.
This approach has worked well as evidenced by a large number of analog circuits which use the operational amplifier.
Unfortunately, the voltage controlled voltage source (VCVS) operational amplifier has several limitations which prevent high performance operation. One of these limitations is that the product of the closed loop -3 dB bandwidth and the closed loop voltage gain is approximately a constant [1] . Thus for a typical internally compensated operational amplifier the closed loop -3 dB bandwidth decreases as the closed loop voltage gain increases. Another serious limitation of the internally compensated VCVS operational amplifier can be its typically low voltage slew rate [2] .
In order to be compatible with voltage signal processing circuits, it is desirable to keep the closed loop, input, and output variables of an analog signal processing circuit as voltage variables. However, it is not necessary to use high gain voltage amplifiers in the feedback configuration to accomplish this end. Other types of operational amplifiers besides the VCVS type presently exist and are used in analog circuits [3] often been used to first realize VCVS operational amplifiers which are then used with feedback to design voltage signal processing circuits. The advantages of such circuits have not been realized because of the desire to treat them as voltage amplifiers. It can be shown that active devices having identical characteristics which are used to design a VCVS operational amplifier having a constant closed loop voltage gain bandwidth product can also be used to design a voltage amplifier having a constant -3 dB bandwidth regardless of the closed loop voltage gain. In the process of achieving this result, increased voltage slew rate capabilities are obtained.
Since both the -3 dB frequency of the closed loop voltage gain and the slew rate can produce serious limitations [2], [6] in the performance of analog signal processing circuits, such considerations are of importance. This paper shows how an ideal current controlled current source (CCCS) amplifier can be used to achieve a voltage amplifier having a -3 dB frequency independent of the closed loop voltage gain and an increased slew rate. The gain of the CCCS amplifier may be unity or may be large. Both cases are considered and a practical design for each type is developed. These designs are compatible with integrated circuit technology [7] . Experimental results are given to demonstrate the proposed capability of the CCCS amplifier as a voltage sigmd processing means. A model which provides good correlation of the predicted results with data is proposed. Lastly, the application of the CCCS amplifier to realize a voltage amplifier and a second-order active filter are investigated.
CCCS AS A VOLTAGE AMPLIFIER
A differential CCCS amplifier used to realize a closed loop differential voltage amplifier is shown in Fig. 1 . A triangle symbol identical to the VCVS operational amplifier has been used with several modifications.
External arrows have been added to indicate that the inputs are current rather than voltage. Secondly, the output part of the triangle symbol has been darkened to indicate a current output port. The plus and minus sign at the input serve the same purpose for the CCCS amplifier as for the VCVS operational amplifier. The CCCS amplifier is described by the following relationship 1~= A~ .
(
Ai is the current gain of the amplifier. It is assumed that the input impedances to ground of each of the current inputs of is infinite. Solving for VOas a function of VI and Vz of Fig. 1 , and assuming an infinite load resistance yields
The closed loop gains are Rf/Rl and -Rf/R* for VI and VZ, respectively. The -3 dB bandwidth of these closed loop gains will depend upon Ai, but not on Rf, R 1, or R2. AS a consequence, all closed loop voltage gains will have the same -3 dB bandwidth. This observation was first made by Parrish [8] . The characteristic that has made this result possible is that the open loop gain of Fig. 1 only depends on Ai whereas the open loop gain of a VCVS amplifier with a feedback~is Av~. Since /3is related to the closed loop voltage gain, the -3 dB frequency bandwidth of the VCVS amplifier with feedback is a function of the closed loop voltage gain. An analogous situation holds when a voltage amplifier is used to realize a closed loop current gain.
It can be seen that the closed loop voltage transfer function of Fig. 1 is independent of A i until the magnitude of Ai approaches unity. The frequency at which the magnitude of Ai becomes unity corresponds to the -3 dB frequency of the closed loop voltage transfer function. It is not necessary for Ai to be large if it can be well defined. For example, a reasonably defined current gain of unity can be easily achieved using standard integrated circuit design techniques [7] . Therefore, we will examine current amplifiers having gains of unity as well as gains much greater than unity.
The effects of the output parasitic can be modeled as shown in Fig. 2 by ignoring all parasitic except Rp and CP. Using this model, the closed loop transfer characteristic for the configuration of Fig. 1 
In the high gain CCCS case where the current gain Ai approaches infinity the voltage transfer characteristic approaches the ideal CCCS characteristic of (2). As the current gain approaches infinity, the nonideal gain factor approaches unity while the parasitic pole frequency approaches infinity. Thus, for the high gain CCCS, the inherent output parasitic of the CCCS have only minimal effects on the voltage transfer characteristic of this configuration.
However, for low values of current gain, such as the unity case, the output parasitic play a dominant factor in determining the gain accuracy and frequency response of the system.
As the gain setting resistor Rf approaches Rp in magnitude, the nonideal gain factor deviates considerably from its ideal value. For example, in the unity gain case with Rf equal to Rp, the nonideal gain factor becomes~as opposed to an ideal value of}. For the low gain case, the parasitic pole frequency UP is typically the dominant pole of the system and as such determines the closed loop bandwidth of the configuration.
Thus, output parasitic limit the performance of the low gain CCCS in two predictable ways. The parasitic output resistance places an upper limit on the maximum voltage gain achievable for a given value of input resistance Ri while the parasitic output capacitance places a dominant pole in the closed loop response of the CCCS voltage gain configuration.
Inasmuch as the parasitic pole frequency UP is directly dependent on 1/Rf and the closed loop voltage gain is a function of Rf, the closed loop bandwidth of the configuration of inverting amplifier described by (3) appears to be dependent on the gain of the configuration. However, it should be noted that Rj is a free parameter which can be used to independently set the voltage gain. Thus, for any given value of Rf which by (4c) has associated with it a known bandwidth Up various values of voltage gain are realizable by changing Rj. Therefore each gain has the same closed loop bandwidth.
For the case of the unity gain CCCS amplifier, consideration must be given to the open loop response of the CCCS. 1 The voltage transfer characteristic for the open loop configuration (Rf in parallel with the output) is given by
where the terms are defined as follows:
The significant difference between the open loop response and the closed loop response is the location of the parasitic pole frequency.
The closed loop bandwidth is essentially 1 plus the loop gain of the closed loop configuration times the open loop bandwidth.
For the unity gain CCCS, the closed loop parasitic pole frequency described by (3) is twice the open loop pole 'frequency described by (5) when Rf is much less than Rp. Therefore, the distinct advantage of the closed loop configuration is the extended bandwidth over that of the open loop configuration.
The parasitic capacitance CP dso plays a role in the voltage slewing limitations of the CCCS amplifier. Practical realizations of the CCCS amplifier typically have limited ability to sink or source current at the output. This maximum current Iq will then set a maximum rate of change of voltage on the output due to the parasitic capacitance which must be charged. This voltage slew rate depends directly on the parasitic capacitance CP and is given as
The value of slew rate of (7) can be much greater than that for voltage amplifiers using VCVS operational amplifiers.
For the high gain CCCS case, the closed loop voltage transfer characteristic is essentially insensitive to the effects of output parasitic.
Therefore in order to accurately describe the transfer characteristic of this system, the additional parasitic of 1In this~l~cu~sionthe term open loop is being used to refer to the forward voltage gain of Fig. 1 with no feedback. (8) is the result assuming that the firstand zero-order terms simplify as shown for large values of Ai. This system has a second-order characteristic with a zero in the right-half plane. Note, however, that as the current gain Ai approaches infinity, the s term of the numerator and the S2 term of the denominator both approach zero. Thus, in the high gain CCCS case, the transfer characteristic approximates a simple first-order system described by
.6 -+1 @f as Ai approaches infinity.
The parasitic capacitance Cio thus dominates the transfer characteristic of the high gain case. The single pole in (9) is the dominant pole of the system and as such determines the bandwidth of the system. Therefore, because of its bandlirniting properties, Cio is of particular importance in the high gain case. This capacitance is typically very small and will usually only be a function of the circuit layout. As with the output parasitic, the transfer characteristic is essentially insensitive to the input parasitic because of the high value of loop gain in the high gain CCCS case.
CURRENT AMPLIFIER DESIGN
In this section a unity gain and a high gain current amplifier will be described which is used to verify experimentally the previous results.
The design of the current amplifier is a straightforward procedure, and examples can be found in previous work [9] -[12] . The configuration for the unity gain current amplifier is shown in Fig. 3 . This configuration consists of a modified Wilson current mirror formed by transist ors Q 1-Q4 used in conjunction with an unmodified Wilson current mirror formed by the transistors Q5-Q7 [7] . The quiescent currents of the upper and lower current mirrors are summed at the output giving 10 a zero value if there is no input currents and the mirrors are matched. The modification of Q3 to the lower mirror results in a lower ac input impedance which more closely matches the input impedance seen at the 11 input. Diodes DI and Dz serve to keep the dc input offset potential of the 12 input the same as the noninverting input II. The performance of the unity gain current amplifier de- pends upon the matching characteristics of the upper and lower current mirrors of Fig. 3 . Because of the negative feedback used in the Wilson current mirrors, the current ratio and therefore the gain of the unity gain amplifier are independent of beta on a first-order basis [7] . The high gain current amplifier design is shown in Fig. 4 . This configuration consists of a unity gain, differential input current stage, a high current stage, and an output voltage buffer. The input stage is simply the unity gain current amplifier of Fig. 3 . The high gain stage consists of a Darlington connected transistor pair biased with an active load. The voltage buffer stage consists of two cascaded emitter followers whose objective is to provide a low impedance voltage output and to prevent the loading of the high gain current stage. Although the current gain is dependent upon beta and the power supply, the unity current feedback will reduce these effects by a factor of 1/Ai. More detail on the design of Figs. 3 and 4 can be found in the references [13] .
Note that for the CCCS configuration of Fig. 4 there exist two possible points to which the shunt feedback can be returned as illustrated in Fig. 5 . The feedback could be returned to either the inverting input of the unity gain stage or to the input of the high gain stage. If the feedback is returned to the input of the unity gain stage, then the closed loop transfer function becomes independent of the tolerance on the gain of Fig. 3 . However, there are several advantages in returning the feedback to the input of the high gain stage. The shunt feedback makes the input to the high gain stage a low impedance point thus making it less susceptible to any effects caused by parasitic capacitances.
Also since the input stage is not included in the feedback path, the time delay and phase shift associated with the input stage are eliminated, thus providing an inherently more stable closed loop system. However, the most important advantage in returning feedback to the input of the high gain stage is the greater voltage slewing capability that is achieved. This arises because of the limited current sourcing capability of the input buffer stage. The quiescent bias current of the input stage is kept low in order to reduce the amount of shot current generated at the output of the input buffer state [14] . Any current noise that appears at the input of the high gain stage will flow through the feedback resistor Rf and appear as voltage noise at the output of the current amplifier. When the feedback is returned to the input of the buffer stage, the only source current available to charge the diffusion capacity of the Darlington transistor pair is the biasing current of the stage. Thus a voltage slew rate limiting phenomenon is included at the input of the high gain stage. This input slew limiting is removed when the input buffer is eliminated from the feedback path since the output of the current amplifier now provides the source current to charge the diffusion capacity. Therefore, the feedback configuration of Fig. 5 with feedback taken back to the input of the high gain stage will be used throughout this study for the high gain current amplifier.
Note that for the configuration of Fig. 5 , the biasing current in the output of the high gain stage is the limiting factor for the voltage dewing capability of the current amplifier.
EXPERIMENTAL RESULTS
To experimentally characterize the performance of the unity gain CCCS amplifier, the circuit configuration of Fig. 3 (with R 1 = R2 =45 kfl) was constructed using CA3096 transistor arrays and tested.
Of particular interest was the open and closed loop frequency response of the unity gain CCCS and the verification that (3) and (5) adequately describe this response. For the inverter configurations, a family of frequency response curves was generated (both open loop and closed loop) with Rf as a parameter. The results are shown in Fig. 6 . The circled points are the results of experimental testing, the dashed lines indicate the computer simulation (SPICE) results [15] , while the solid lines show the theoretical results. For the family of curves shown in Fig. 6 , the gain of each configuration has been normalized to its dc value of voltage gain so that the dc voltage gain in decibels of each configuration is O dB.
For the unity gain configuration, (3) and (5) predict that for values of Rf much smaller than Rp, the closed loop bandwidth should be twice the open loop bandwidth.
As can be seen in Fig. 6 , this is clearly the case. In order to describe this circuit for the theoretical analysis, it was necessary to find actual values for the output parasitic Rp and CP. Rp can be determined experimentally from the open ended (Rf =~) voltage gain at dc. This approach yields a value for RP of 4.14 Mfl. Knowing Rp, Cp can be determined from the experimentally measured half-power (-3 dB) frequency of the open ended transfer characteristic.
This yields a parasitic output capacity of approximately 24 pF. Choosing these values for Rp and CP it is seen that the theoretical and actual frequency responses of the unity gain CCCS correlate very closely with each other. Since the computer simulation predicted approximately 9 pF for C'P, an additional 15 pF was added to the output of the CCCS in the computer model. This additional capacitance represents the stray capacitance present in the circuit layout plus probes. The computer simulation also predicted a high value for Rp (5.4 Mfl); however, nothing was done to compensate for this discrepancy. The predicted slew rate for this unity gain CCCS test device was SR = Iq/Cp = 270 pA/24 pF = 11 V/ps with VCC= 15 V. However, the CCCS never reached this slewing limitation because the FET buffer used in the experimental testing was the dominant contributor to voltage slewing at a slew rate of approximately 6 V/ps. To experimentally characterize the performance of the high gain CCCS, the circuit configuration of Fig. 4 was constructed using CA3096 transistor arrays, and experimental testing was performed on this device. For the closed loop configuration of Fig. 5 , a family of frequency response curves was generated with Rf taken as a parameter as shown in Fig. 7 . The circled points are the results of experimental testing, while the solid lines show the theoretical and computer simulation results. As before, the gain has been normalized to O dB, and SPICE was used in the computer analysis.
In order to describe this circuit for the theoretical analysis, it was necessary to find actual values for the output parasitic as well as the parasitic input to output capacitance. Rp was determined from the open loop (Rf = W) voltage gain at dc and a knowledge of the current gain of the device. This approach yields a value for Rp of 80 kfl. The output capacitance C was found from the slew rate and a knowledge of the quiescent biasing current in the output stage. This yields a vrdue for CP of 45 pF. The input to output capacitance C'io was calculated from the closed loop bandwidth with Rf equal to 1 Mfl and was found to be 1.58 pF. Using these values for the parasitic, the theoretical results were obtained. The computer simulation of the circuit predicted low values for the parasitic capacitances so additional capacitance was added at the appropriate locations in the model to compensate for this deficiency.
The computer simulation predicts essentially the same results as the theoretical analysis. That is, the frequency response of the high gain CCCS is essentially determined by a single pole in the transfer characteristic for the given configuration.
This pole frequency is simply determined by the Rf Cio time constant.
The experimental results demonstrate this dependence over a 2 decade range of frequent y from approximately 10 kHz to 1 MHz. At frequencies above a megahertz the frequency response is no longer linear and is dominated by a nonlinear behavior.
The peaking which is most evident in Fig. 7 for the case with Rf = 10K is output level dependent in both the sharpness and magnitude of the peaking as well as the frequency at which the peaking occurs. As the output level is increased, the sharpness and the magnitude of the peaking increase while the frequency of the peaking decreases. This is caused by the phase lag introduced into the feedback loop by the slew induced distortion of the operational amplifier [6] . This phase lag reduces the phase margin and causes a peaking which is both dependent upon the signal amplitude and the frequency.
APPLICATION OF THE CURRENT AMPLIFIER
Two applications of the current amplifier will be considered in this section. The first application will be to use the current amplifier to realize a voltage amplifier and demonstrate that the closed loop gain-bandwidth is not a constant. The second application will be the use of a current amplifier in a secondorder active filter.
The improved bandwidth and slew rate performance become significant in this application.
The unity gain current amplifier is used to construct a voltage amplifier using the configuration of Fig. 1 with Rz infinite. The results of this configuration are given in Fig. 8 where the closed loop frequency response is plotted for R~, which is a IMI!II parameter. If Rp is much greater than Rf then (3) and (4) give the gain-bandwidth of this configuration (At= 1) as The voltage gain accuracy of this current amplifier was better than 2 percent and was limited by the current gain accuracy of the unity gain input buffer. Better accuracy would be achieved by incorporating the unity gain input buffer inside the feedback loop. The voltage slew rate for this device was slightly better than 60 V/ps.
One disadvantage of the voltage amplifier realized by a current amplifier is that it exhibits a very low value of input irn pedance. The input impedance for this configuration is set at essentially the value of the gain setting resistor Ri which can become quite small in high voltage gain applications. Another drawback for this realization is the high frequency nonlinear distortion caused by the slew rate of the amplifier. Even though the slew rate has been improved, the increased frequency response will cause the nonlinear distortion due to slew rate to be significant whereas for a VCVS amplifier with the same slew rate the frequency response would not be sufficient to experience this nonlinear distortion.
The application of the current amplifier to a second-order bandpass active filter is now illustrated. In this case it is more useful to take the filter feedback from V. rather than from the output of the high gain stage in Fig. 5 . Consequently, the current amplifier becomes a transresistance amplifier whose gain is equal to Rf of Using an appropriate set of design equations [13], a bandpass filter was designed for a center frequency of 4S7 kHz, a bandpass gain of 19.6 V/V, and a Q of 5.88. The results for the ideal, the predicted, and the actual responses are shown in Fig.  10 . The discrepancy in the actual and ideal characteristics can be attributed to the fact that the transresistance amplifier has a finite frequency response that contributes significantly to the nonideal shaping of the bandpass characteristic. A macromodel was developed for the transresistance amplifier to obtain a better correlation between the experimental and predicted results. This macromodel used only one pole and gave very good correlation with the predicted results falling almost on top of the experimental results. One very interesting aspect of this realization is that the transfer characteristic was independent of the signal level even at reasonably large vrdues (greater than several volts at the center frequency).
CONCLUSION
The use of the current amplifier to realize voltage amplifiers which have a -3 d13 bandwidth independent of closed loop voltage gain has been demonstrated.
The relationships predicting this behavior, and including the parasitic of the amplifier, were developed and verified experimentally. The resulting configurations were found to have an increased slew rate capability. Consequently, the techniques illustrated in this paper are very useful for high performance analog signal processing circuits. Their application was demonstrated in two examples including a voltage amplifier and a b andpass active falter. The results of this paper give strong motivation for the development of an integrated current amplifier which can be used in situations where the integrated VCVS amplifier is limited.
